View 5962L-9960702QXA_8190439.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 features ? 20ns (3.3 volt supply) ma ximum address access time ? asynchronous operation for compatibility with industry- standard 512k x 8 srams ? ttl compatible inputs and output levels, three-state bidirectional data bus ? typical radiation performance - total dose: 50krads - >100krads(si), for any orbit, using aeroflex utmc patented shielded package - sel immune >80 mev-cm 2 /mg - let th (0.25) = >10 mev-cm 2 /mg - saturated cross section cm 2 per bit, 5.0e-9 - < 1e-8 errors/bit-day, adams 90% geosynchronous heavy ion ? packaging options: - 36-lead ceramic fl atpack (3.42 grams) - 36-lead flatpack sh ielded (10.77 grams) ? standard microcircuit drawing 5962-99607 - qml t and q compliant introduction the qcots tm ut8q512 quantified commercial off-the- shelf product is a high-per formance cmos static ram organized as 524,288 words by 8 bits. easy memory expansion is provided by an active low chip enable (e ), an active low output enable (g ), and three-state driv ers. this device has a power-down feature that reduces power consumption by more than 90% when deselected . writing to the device is accompli shed by taking chip enable one (e ) input low and write enable (w ) inputs low. data on the eight i/o pins (dq 0 through dq 7 ) is then written into the location specified on the address pins (a 0 through a 18 ). reading from the device is accomplished by taking chip enable one (e ) and output enable (g ) low while forcing write enable (w ) high. under these conditions, th e contents of the memory location specified by the address pi ns will appear on the i/o pins. the eight input/output pins (dq 0 through dq 7 ) are placed in a high impedance state when the device is deselected (e , high), the outputs are disabled (g high), or during a write operation (e lowand w low). standard products qcots tm ut8q512 512k x 8 sram data sheet november, 2004 memory array 1024 rows 512x8 columns pre-charge circuit clk. gen. row select a0 a1 a2 a3 a4 a5 a6 a7 a8 a9 i/o circuit column select data control clk gen. a10 a11 a12 a13 a14 a15 a16 a17 a18 dq 0 - dq 7 w g e figure 1. ut8q512 sram block diagram
2 pin names device operation the ut8q512 has three control inputs called enable 1 (e ), write enable (w ), and output enable (g ); 19 address inputs, a(18:0); and eight bidirectional data lines, dq(7:0). e device enable controls device selection, active, and standby modes. asserting e enables the device, causes i dd to rise to its active value, and decodes the 19 address inputs to select one of 524,288 words in the memory. w controls read and write operations. during a read cycle, g must be asserted to enable the outputs. table 1. device operation truth table notes: 1. ?x? is defined as a ?don?t care? condition. 2. device active; outputs disabled. read cycle a combination of w greater than v ih (min) and e less than v il (max) defines a read cycle. read access time is measured from the latter of device enable, output enable, or valid address to valid data output. sram read cycle 1, the address access in figure 3a, is initiated by a change in address inputs while the chip is enabled with g asserted and w deasserted. valid data appears on data outputs dq(7:0) after the specified t av q v is satisfied. outputs remain active throughout the entire cycle. as long as device enable and output enable are active, the address inputs may change at a rate equal to th e minimum read cycle time (t avav ). sram read cycle 2, the chip enable - controlled access in figure 3b, is initiated by e going active while g remains asserted, w remains deasserted, and the addresses remain stable for the entire cycle. after the specified t etqv is satisfied, the eight-bit word addressed by a(18:0) is accessed and appears at the data outputs dq(7:0). sram read cycle 3, the output enable - controlled access in figure 3c, is initiated by g going active while e is asserted, w is deasserted, and the addresses are stable. read access time is t glqv unless t av q v or t etqv have not been satisfied. a(18:0) address dq(7:0) data input/output e enable w write enable g output enable v dd power v ss ground 136 235 334 433 532 631 730 829 928 10 27 11 26 12 25 13 24 14 23 15 22 16 21 17 20 18 19 figure 2. 25ns sram pinout (36) nc a18 a17 a16 a15 g dq7 dq6 v ss v dd dq5 dq4 a14 a13 a12 a11 a10 nc a0 a1 a2 a3 a4 e dq0 dq1 v dd v ss dq2 dq3 w a5 a6 a7 a8 a9 g w e i/o mode mode x 1 x 1 3-state standby x 0 0 data in write 1 1 0 3-state read 2 0 1 0 data out read
3 write cycle a combination of w less than v il (max) and e less than v il (max) defines a write cy cle. the state of g is a ?don?t care? for a write cycle. the outputs are placed in th e high-impedance state when either g is greater than v ih (min), or when w is less than v il (max). write cycle 1, the write enable - controlled access in figure 4a, is defined by a write terminated by w going high, with e still active. the write pulse width is defined by t wlwh when the write is initiated by w , and by t etwh when the write is initiated by e . unless the outputs have been previously placed in the high- impedance state by g , the user must wait t wlqz before applying data to the nine bidirectional pins dq(7:0) to avoid bus contention. write cycle 2, the chip enable - controlled access in figure 4b, is defined by a write term inated by the latter of e going inactive. the write pulse width is defined by t wlef when the write is initiated by w , and by t etef when the write is initiated by the e going active. for the w initiated write, unless the outputs have been previously pl aced in the high-impedance state by g , the user must wait t wlqz before applying data to the eight bidirectional pins dq(7:0) to avoid bus contention. typical radiation hardness table 2. typical radiation hardness design specifications 1 notes: 1. the sram will not latchup during ra diation exposure under recommended operating conditions. 2. 90% worst case particle environment, geosynchronous orbit, 100 mils of aluminum. total dose 50 krad(si) nominal heavy ion error rate 2 <1e-8 errors/bit-day
4 absolute maximum ratings 1 (referenced to v ss ) notes: 1. stresses outside the listed absolute maximum ratings may cause permanent damage to the device. this is a stress rating only, and functional operation of the device at these or any other conditions beyond lim its indicated in the operatio nal sections of this specif ication is not recommended. exposure to absolute maximum rating conditions for extend ed periods may affect device reliability and performance. 2. maximum junction temperatur e may be increased to +175 c during burn-in and steady-static life. 3. test per mil-std-883, method 1012. recommended operating conditions symbol parameter limits v dd dc supply voltage -0.5 to 4.6v v i/o voltage on any pin -0.5 to 4.6v t stg storage temperature -65 to +150 c p d maximum power dissipation 1.0w t j maximum junction temperature 2 +150 c jc thermal resistance, junction-to-case 3 10 c/w i i dc input current 10 ma symbol parameter limits v dd positive supply voltage 3.0 to 3.6v t c case temperature range (c) screening: -55 to +125 c (e) screening: -40 to +125 c v in dc input voltage 0v to v dd
5 dc electrical characteristics (pre/post-radiation)* (-55 c to +125 c for (c) screening and -40 o c to +125 o c for (w) screening) (v dd = 3.3v + 0.3) notes: * post-radiation perform ance guaranteed at 25 c per mil-std-883 method 1019. 1. measured only for in itial qualification and after process or design ch anges that could affect input/output capacitance. 2. supplied as a design limit bu t not guaranteed or tested. 3. not more than one output may be shorted at a time for maximum duration of one second. symbol parameter condition min max unit v ih high-level input voltage (ttl) 2.0 v v il low-level input voltage (ttl) 0.8 v v ol1 low-level output voltage i ol = 8ma, v dd =3.0v (ttl) 0.4 v v ol2 low-level output voltage i ol = 200 a,v dd =3.0v (cmos) 0.08 v v oh1 high-level output voltage i oh = -4ma,v dd =3.0v (ttl) 2.4 v v oh2 high-level output voltage i oh = -200 a,v dd =3.0v (cmos) v dd -0.10 v c in 1 input capacitance ? = 1mhz @ 0v 10 pf c io 1 bidirectional i/o capacitance ? = 1mhz @ 0v 12 pf i in input leakage current v ss < v in < v dd, v dd = v dd (max) -2 2 a i oz three-state output leakage current 0v < v o < v dd v dd = v dd (max) g = v dd (max) -2 2 a i os 2, 3 short-circuit output current 0v < v o < v dd -90 90 ma i dd (op) supply current operating @ 1mhz inputs: v il = 0.8v, v ih = 2.0v i out = 0ma v dd = v dd (max) 125 ma i dd1 (op) supply current operating @40mhz inputs: v il = 0.8v, v ih = 2.0v i out = 0ma v dd = v dd (max) 180 ma i dd2 (sb) nominal standby supply current @0mhz inputs: v il = v ss i out = 0ma e = v dd - 0.5 v dd = v dd (max) v ih = v dd - 0.5v 6 6 40 ma ma ma -55 c and 25 c -40 o c and 25 o c +125 c
6 ac characteristics read cycle (pre/post-radiation)* (-55 c to +125 c for (c) screening and -40 o c to +125 o c for (w) screening) (v dd = 3.3v + 0.3) notes: * post-radiation performance guaranteed at 25 c per mil-std-883 method 1019. 1. functional test. 2. three-state is defined as a 300mv change from steady-state output voltage (see figure 3). 3. the et (enable true) notation refers to the falling edge of e . seu immunity does not aff ect the read parameters. 4. the ef (enable false) notation refers to the rising edge of e . seu immunity does not af fect the read parameters. symbol parameter min max unit t avav 1 read cycle time 20 ns t avqv read access time 25 ns t axqx output hold time 3 ns t glqx g -controlled output enable time 0 ns t glqv g -controlled output enable time (read cycle 3) 10 ns t ghqz 2 g -controlled output three-state time 10 ns t etqx 3 e -controlled output enable time 3 ns t etqv 3 e -controlled access time 25 ns t efqz 1,2,4 e -controlled output three-state time 10 ns { { } } v load + 300mv v load - 300mv v load v h - 300mv v l + 300mv active to high z levels high z to active levels figure 3. 3-volt sram loading
7 assumptions: 1. e and g < v il (max) and w > v ih (min) a(18:0) dq(7:0) figure 4a. sram read cycle 1: address access t avav t avqv t axqx previous valid data valid data assumptions: 1. g < v il (max) and w > v ih (min) a(18:0) figure 4b. sram read cycle 2: chip enable-controlled access e data valid t efqz t etqx t etqv dq(7:0) figure 4c. sram read cycle 3: output enable-controlled access a(18:0) dq(7:0) g t ghqz assumptions: 1. e < v il (max) and w > v ih (min) t glqv t glqx t avqv data valid
8 ac characteristics write cycl e (pre/post-radiation)* (-55 c to +125 c for (c) screening and -40 o c to +125 o c for (e) screening) (v dd = 3.3v + 0.3) notes : * post-radiation performance guaranteed at 25 c per mil-std-883 method 1019. 1. functional test performed with outputs disabled (g high). 2. three-state is defined as 300mv change from steady-state output voltage (see figure 3). symbol parameter min max unit t avav 1 write cycle time 20 ns t etwh device enable to end of write 20 ns t av e t address setup time for write (e - controlled) 0 ns t av w l address setup time for write (w - controlled) 0 ns t wlwh write pulse width 20 ns t whax address hold time for write (w - controlled) 2 ns t efax address hold time for device enable (e - controlled) 2 ns t wlqz 2 w - controlled three-state time 10 ns t whqx w - controlled output enable time 5 ns t etef device enable pulse width (e - controlled) 20 ns t dvwh data setup time 15 ns t whdx 2 data hold time 2 ns t wlef device enable controlled write pulse width 20 ns t dvef 2 data setup time 15 ns t efdx data hold time 2 ns t av w h address valid to end of write 20 ns t whwl 1 write disable time 5 ns
9 assumptions: 1. g < v il (max). if g > v ih (min) then q(8:0) will be in three-state for the entire cycle. 2. g high for t avav cycle. w t av w l figure 5a. sram write cycle 1: write enable - controlled access a(18:0) q(7:0) e t avav 2 d(7:0) applied data t dvwh t whdx t etwh t wlwh t whax t whqx t wlqz t av w h t whwl
10 t efdx assumptions & notes: 1. g < v il (max). if g > v ih (min) then q(7:0) will be in three-state for the entire cycle. 2. either e scenario above can occur. 3. g high for t avav cycle. a(18:0) figure 5b. sram write cycle 2: chip enable - controlled access w e d(7:0) applied data e q(7:0) t wlqz t etef t wlef t dvef t avav 3 t av e t t av e t t etef t efax t efax or notes: 1. 50pf including scope prob e and test socket capacitance. 2. measurement of data output o ccurs at the low to high or hi gh to low transition mid-point (i.e., cmos input = v dd /2). 90% figure 6. ac test loads and input waveforms input pulses 10% < 5ns < 5ns v load = 1.55v 300 ohms 50pf cmos 0.5v v dd -0.05v 10%
11 data retention characteristics (pre/post-irradiation) (1 second data retention test) notes: 1. e = v dd - .2v, all other inputs = v dr or v ss . 2. data retention current (i ddr ) tc = 25 o c. 3. not guaranteed or tested. data retention characteristics (pre/post-irradiation) (10 second data retention test, tc= -55 o c to +125 o c for (c) screening notes: 1. performed at v dd (min) and v dd (max). 2. e = v ss , all other inputs = v dr or v ss . 3. not guaranteed or tested. symbol parameter minimum maximum unit v dr v dd for data retention 2.0 -- v i ddr 1,2 data retention current -- 2.0 ma t efr 1,3 chip select to data retention time 0 ns t r 1,3 operation recovery time t avav ns symbol parameter minimum maximum unit v dd 1 v dd for data retention 3.0 3.6 v t efr 2, 3 chip select to data retention time 0 ns t r 2, 3 operation recovery time t avav ns v dd data retention mode t r 50% 50% v dr > 2.0v figure 7. low v dd data retention waveform t efr e
12 packaging figure 8. 36-pin ceramic flatpack 1. all exposed metalized areas are gold plated over electroplated nickel per mil-prf-38535. 2. the lid is electri cally connected to v ss . 3. lead finishes are in accordance to mil-prf-38535. 4. lead position and coplanarity are not measured. 5. id mark is vendor option. 6. total weight is approx. 3.42 grams
13 1. all package finishes are per mil-prf-38535. 2. letter designations are for cross-reference to mil-std-1835. 3. all leads increase max. limit by 0.003 measured at the center of the flat, when lead finish a (solder) is applied. 4. total weight is approx. 10.77 g. 5. x-rays are an ineffective test for shielded packages. figure 9. 36-lead flat pack shielded package
14 ordering information 512k x 8 sram: = 25ns access time, 3.3v operation 20 = 20ns access time, 3.3v operation package type: (i) = 36-lead flatpack shie lded package (bottom brazed) (u) = 36-lead flatpack package (bottom brazed) screening: (c) = military temperature range flow (p) = prototype flow (w) = extended industrial temperature range flow (-40 o c to +125 o c) lead finish: (a) = hot solder dipped (c) = gold (x) = factory option (gold or solder) notes: 1. lead finish (a,c, or x) must be specified. 2. if an ?x? is specified when or dering, then the part marking will match the lead finish and will be either ?a? (solder) or ?c? (gold). 3. prototype flow per utmc manufact uring flows document. tested at 25 c only. lead finish is gold only. radiation neither tested nor guaranteed. 4. military temperature range flow per utmc manufact uring flows document. devices are tested at -55 c, room temp, and +125 c. radiation neither tested nor guaranteed. 5. 36lbbfp shielded package for reduced high rel orders only. 6. extended industrial temper ature range flow per utmc manufacturing flows document. devices are tested at -40 c to +125 c. radiation neither tested nor guaranteed. ut8q512 - * * * * -aeroflex utmc core part number
15 512k x 8 sram: smd 5962 - lead finish: (a) = hot solder dipped (c) = gold (x) = factory option (gold or solder) case outline: (x) = 36-lead flatpack shield ed package (bottom-brazed) (u) = 36-lead ceramic fl atpack (bottom-brazed) class designator: (t) = qml class t (q) = qml class q device type 01 = 25ns access time, 3.3v operation, mil-temp 02 = 25ns access time, 3.3v operation, exte nded industrial te mp (-40oc to +125oc) 03 = 20ns access time, 3.3v operation, mil-temp 04 = 20ns access time, 3.3v operation, exte nded industrial te mp (-40oc to +125oc) drawing number: 99607 total dose: (d) = 1e4 (10krad)(si)) (p) = 3e4 (30krad)(si)) (contact factory) (l) = 5e4 (50krad(si)) (contact factory) federal stock class designator: no options ** * ** notes: 1.lead finish (a,c, or x) must be specified. 2.if an ?x? is specified when ordering, part marking will match th e lead finish and will be either ?a? (solder) or ?c? (gold). 3.total dose radiation must be specified when ordering. 99607
16 colorado toll free: 800-645-8862 fax: 719-594-8468 se and mid-atlantic tel: 321-951-4164 fax: 321-951-4254 international tel: 805-778-9229 fax: 805-778-1980 west coast tel: 949-362-2260 fax: 949-362-2266 northeast tel: 603-888-3975 fax: 603-888-4585 central tel: 719-594-8017 fax: 719-594-8468 www.aeroflex.com info-ams@aeroflex.com our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused aeroflex colorado springs, inc., reserves the right to make changes to any products and services herein at any time without notice. consult aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by aeroflex; nor does the purchase, lease, or use of a pr oduct or service from aeroflex convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of aeroflex or of third parties.

▲Up To Search▲

Price & Availability of 5962L-9960702QXA

	To Download 5962L-9960702QXA Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .